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Nanofabric PLA Architecture with Double Variable
Redundancy
M.V. Joshi and W. K. Al-Assadi
Department ofElectrical and Computer Engineering, University ofMissouri-Rolla, 1870 Miner Circle, Rolla, MO 65401
Email: t mvjvx8, waleed} (@,umr. edu
Abstract- It has been shown that fundamental electronic crosspoint can be programmed ON or OFF by applying a
structures such as Diodes, and FET's can be constructed using voltage Differential of 3.6V.
selectively doped semiconducting Carbon Nanotubes or Silicon Synthesis of Boolean expressions can be made possible on
Nanowires (CNT's, SiNW's) at nanometer scale. Memory and PLA's based on Crossbars. A row in a Crossbar can be made
Logic cores using these technologies have been proposed, that use
the configurable junctions in two-dimensional crossbars of
o
to act as a Boolean product/sum term by programming ON
CNT's. These Memories and Logic Arrays at this scale exhibit only the junctions or crosspoints that correspond to the
significant amount of defects that account for poor yield. variables that take part in the term, as shown in Fig. 1. Inputs
Configuration of these devices in presence of defects demands for A, C and D are called the ON inputs, as they take part in the
an overhead in terms of area and programming time. In this evaluation of the product term. Rests of the inputs are called
work, we introduce a PLA (Programmable Logic Array) the OFF inputs. The programmability of a crosspoint is
configuration that makes use of design-specific redundancy in statistical in nature, and therefore such a configuration of
terms of number of nanowires, in order to simplify the process of PLAs gives a poor number of successfully configured
programming the PLA, increase the yield and reduce the time crosspoints even for a small number of junctions to be
complexity and in turn, the cost of the system. programmed on a NW. "Yield" of configuration can thus be
defined as the ratio of number ofNWs successfully configured
and the total number of NWs available for configuration. We
The advances in Photolithographic techniques of today have propose to develop scheme to tolerate this statistical behavior
made the miniaturization of electronic circuits possible. of crosspoints to obtain an acceptable yield for PLA
According to Moore's Law, the number of transistors per unit configuration.
area would continue to double, approximately every two A B C D E
years. However, the applicability of Moore's law will cease to
continue as the pitch sizes approach molecular dimensions. It
therefore becomes necessary to explore devices and ACD
technologies that can match these trends of increase in
transistors per area. We propose a technique to tolerate defects
at nanometer scale using Carbon Nanotubes and Si Nanowires. NW NW NW NW NW
Fig. 1: Generation of a product term on a NW grid
Semiconducting Carbon-Nanotubes and SiNW' s exhibit
electronic properties similar to those of conventional
lithographic-scale CMOS devices, in terms of electron and II. CROSSPOINT DEFECT MODEL
hole mobilities. It has been shown that chemical passivation of
SiO, shell surrounding single crystal SiNW cores can The bistable property of crosspoints can be used to implement
significantly enhance conductance-gate voltage behavior logic blocks in a PLA [3], or memory cells [4]. This is useful
making these wires highly suitable to be used as Field Effect for implementing NAND andNORfunctions in NanoPLA. The
Transistors [1], and in turn building blocks for digital circuits. crosspoints can lose their programmability because of the
The electronic applications of NWs are based on diode and mechanisms discussed below. For these simulations we
FET-like properties ofNW junctions or "crosspoints " in two- assume a random distribution of such defects throughout the
dimensional arrays, called as Nanofabrics or Crossbars. crossbar.
Crosspoints can be grouped together to form a memory or Breaks in Nanowires: It has been observed that the
logic device. Cha et al [2] have shown electro-mechanical probability of having breaks in a Nanowire increases with
switching devices using suspended nanotubes. The crosspoints increase in its length. Breaks can be introduced during the
at the junctions are programmed using this "Bistable" property fabrication of nanowires, due to limitation of the fabrication
that they exhibit. Their ON-state behavior is similar to that of techniques, and axial stress. As more length adds to axial
a diode. When the two wires forming a junction are in close stress and increases occurrence of breaks, their lengths should,
contact, the junction resistance is very small, and when the nominally, not exceed a few tens of microns (typically 20 to
wires are far away, their resistance increases by a great extent 25 microns). It is reasonable to assume that as high as 500O of
(~33MQ. in closed state and ~lOkQ. in open state)[2]. A the Nanowires exhibit breaks, and therefore are unusable [5].
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Non-Programmable crosspoints: These defects are order to achieve a better coverage in the presence of
characterized by the inability of a crosspoint to be crosspoint defects. This is illustrated in Fig. 2. If any of the
programmed "closed" or "open". The latter is observed to be two Vertical Nanowires have a programmable junction with
rare [7], and therefore not considered in the present discussion. any of the two Horizontal Nanowires in consideration, the
The occurrence of defective crosspoints is a function of condition is equivalent to having a programmable resource.
fabrication technique, size of the array, and the random We term this method as Double Variable Redundancy (DVR),
distribution of molecules at the junction area. With reasonable and examine the yield obtained by DVR in comparison with
assumptions of operating conditions, it can be proved that the the Greedy Heuristic Algorithm. Since DVR uses sequential
occurrence of a "closed non-programmable" defect is largely PLA configuration, it eliminates the sorting used in [7].
due to absence of sufficient electrons at the junction area. A8
III. RELATED WORK
A defect-tolerant methodology that is proposed in [7] uses a
Greedy Heuristic Algorithm to find a solution to the mapping
problem discussed above. The algorithm sorts the function
rows in matrix F in descending order of number of ON inputs
contained in them, which enhances the probability of a
successful match. This algorithm is intended to be used with
NanoPLA architecture proposed by DeHon et. al. in [3].
The limitation of this algorithm is its very high time Fig.2: Generation of a product term on a DVR based PLA
complexity in sorting elements of F. It is seen that the Time
Complexity for sorting is an exponential function of defect It can be mathematically proved that the probability of
rate and number of crosspoints to be programmed. It therefore getting a pair of NWs unsuitable for a given minterm is
becomes infeasible to use this algorithm for NanoPLA with significantly low as compared to the defect rate in the
high defect rates and number ofON inputs more than IO%. crossbar. This fact is the result of the three redundant
Our redundancy technique can be used in conjunction with crosspoints present. On account of this, the need of sorting the
NanoPLA in [3] or Nanofabric Molecular Logic Array (MLA) rows/columns to configure the PLA for given logical functions
Proposed by Goldstein et. al. in [6]. can be eliminated. The address decoding scheme can be same
as that in [2]. The location of Pull-up and Pull-down networks
IV. OUR APPROACH: DOUBLE VARIABLE REDUNDANCY determines the working of the array as AND array or OR
array, as seen in Fig. 3. In this work, we only make use of the
We propose to obtain greater yield rates for the "Diode-like" working of a crosspoint during the evaluation of
configuration of a NanoPLA without having to compromise Boolean functions. Therefore the NanoBlock does not have an
for Time Complexity, seen in [7]. It can be noted that the ability to invert the inputs, and hence we introduce both, the
Greedy Algorithm discussed above has a very high time real and inverted inputs externally. This also eliminates the
complexity for higher defect rates. To minimize this time need of "inverting block" in [2]. The DVR based PLA
complexity, we introduce redundancy in terms of number of architecture is illustrated in Fig. 3. It shows implementation of
nanowires and observe the yield rates and area overhead. We product-sum terms using DVR-based PLA.
allocate two vertical Nanowires per Product (or Sum) term in
l l l l l
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V. DEFECT RATE CALCULATION IN DVR BASED PLA r
Assumed Parameters: - E {r * (Pn) * (n-4i)C(d4i)/nCd} (3)
i=l
Pcp= 0.05 to 0.2 (Probability that a single crosspoint is non
programmable) Expression (3) gives us the defect probability exclusively due
c= number of columns in PLA to crosspoint-defects. For a 50x50 NanoPLA having a
r= number of rows in PLA crosspoint defect rate of 15%, this probability is of the order
Po,,= Probability that a given crosspoint-quad is to be of 2%.
programmed
We also considerNW defects to find the yield expression.
Each product/sum term to be programmed has to follow a
certain "path" through each section of the PLA. The failure of Let the probability that a single nanowire is faulty be given by,
a product/sum term would mean that there is at least one quad
that did not get programmed. Pwd = 0.05
A quad being non-programmable has a probability equal to
fourth power of the probability, that two consecutive H= total number of horizontal wires available for
crosspoints are defective. If we have "n" crosspoints, and the programming (implies that total number of inputs = H/2)
probability of occurrence of defective crosspoint is "Pcp", the V= total number of vertical wires available for programming
expected number of defective crosspoints is given by (1), (We assume V=H for symmetry)
Therefore, the probability of a fault due to NW defect can be
d= integer (n* Pcp) (1) given as,
r
The probability of a given Quad of crosspoints being defective (L 2i) / H
is: P dNW C (H*Pwd - 2i) (H* Pwd) (4)
P (defective quad)= (n-4) C (d-4)/nCd (1.1) i=1
The value of PWd under consideration is 500. Substituting thisNow, the probability that a given programmable quad is to in expression (4), taking H=100 (Assuming the size of the
be programmed and it is defective is given by, PLA to be 50x50) gives us a defect probability of the order of
Po* (n-4) C d4)/nCd (1.2) 10-4, indicating that NW defects have virtually insignificant
effect on the overall yield of the PLA in consideration. It is
quite intuitive, as a defective NW introduces two defectiveThis applies to all the quads in the same column. We know crosspoints in every quad it is contained in. For the quad to be
that the totalnumber ofquadsinthedevice inacolumnissameadefective, both the other crosspoints also need to be defective.number of rows in the device.' Therefore, we neglect the effect ofNW breaks in the further
Therefore, the probability of finding one defect on a given discussion
NW column is given by combining equations 1.1 and 1.2 VI. SIMULATION RESULTS
P (1) =r * Pon * (n-4) C (d-4)/nCd (2) A. Yield andArea Overhead
The MATLAB simulations based on the configuration
The NW column is unusable if there is at least one defective sequence gives us the following results for different array
quad at a location that needs to be programmed. Therefore, the sizes and defect rates. The simulations are carried out by
probability of getting a non-programmable NW column is varying the following parameters:
given by,
r
P' - E P {iADefect rate: 10% to 20%
Pdcrosspoint~ - V JPLA size: 50x50 to 500x500
i=1 P (on) =50% to 90O
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The results illustrated in Fig. 4 above indicate that the
yield is significantly high for PLA sizes up to 100 X 100, or
I --- r defect rates up to 15%. It can be seen that the yield is a weak
function of Pon, as the curves retain the pattern for all the
three cases where the values of Po., are significantly different.
For array sizes as high as 500 X 500, however, the yield
becomes smaller for defect rates greater than 10%. It
.Y49 tr onre SIZES X
RA - therefore follows that the logic functions having the number
lbrPm
~ of variables considerably greater than 100 result in very low
yield. Such functions require more than one PLA for
70 ,J L I L. J L. _J- realization. This requirement is different from "Fan-in
Bounding" discussed in [7], where the Number of crosspoints11 t: XS 4 IS IS 1XS Sckft1 1M 1% fto be programmed in a row/column is restricted to a certain
(a) number. DVR based PLA does not need fan-in bounding on
account of added redundancy.
B. Time Complexity
9 ____--1---l---l---l---l - = FIn this section we illustrate and compare the time
- - - - - - - - :X1 - complexity involved in the programming of PLA's based on
DVR, and the time complexity that exists in the
programming technique using Greedy Heuristic Algorithm.E mrem S Summarizing the results in [7], we have the time complexity
m.
O!RA X=1for Greedy Heuristic Algorithm as:
tF~~~~~,11 r -X r
TC(GA)= O (IFI log (IFI)) + O (IFI pj-cm cm) (5)
I. I Where,17 is is 2 ,+-: vlee
TC(GA)= Time complexity for Greedy Heuristic Algorithm
(b) IFI = size of the array of Boolean functions
cm= maximum number of crosspoints to be
Programmed in a minterm
PJ= Probability that the given junction is Programmable.
-r Now,
The time complexity involved in the configuration of a DVR
based PLA is given as:
a0 _-'_--_ 1t > .' > __I
trPm < , axsis X Tc= Total number of crosspoints to be Programmed
Therefore the Time complexity in DVR is given by the
expression (6).
ID 11 w w 13 v IS IS 17 I(c) TC(DVR) =O(r*c*Po.) (6)
(c)
Fig. 4: Yield Vs Defect Rates for different PLA sizes. It also establishes the Double Variable Redundancy is therefore observed to be
relation between Yield and the Probability Pon. For (a) Pon= 50%, (b)
Pon=70% and (c) Pon=90% distinctly advantageous in terms of yield and time complexity
over Greedy Heuristic Algorithm, as seen in Fig. 5. It clearly
shows that the time complexity is independent of defect rate.
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CONCLUSIONS
We have successfully simulated the configuration of this
DVR in MATLAB to verify the yield obtained. It is seen that
it matches with the theoretical calculations. The DVR
T- - -T-- -T-- -Tapproach gives excellent improvement with respect to yield
- -l-
-T -
-T7nm7pW and time complexity. It is less area efficient, as the
L -L- -Redundancy introduced demands for double the number of
horizontal and vertical Nanowires. It reduces the time
----------- - ---- complexity of configuration by a great extent without
r- r- -r r -r -r -compromising the yield. The development of the DVR
I I
~~~~approach demands for change in the NanoPLA architecture
in order to enable the introduction of an input variable via
all. a.2 alSal. at-E,atS 0.7 iaZ' aSdifferent, but predefined, nanowires.
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